February 19, 2008 Document No. 001-15342 Rev. ** 1 with FX2LPImplementing an 8-Bit Asynchronous InterfaceApplication Note AbstractThis application n
February 19, 2008 Document No. 001-15342 Rev. ** 10 AN6077 }#define GPIFTRIGWR 0#define GPIFTRIGRD 4#define GPIF_EP2 0#define GPIF_EP4 1#define GP
February 19, 2008 Document No. 001-15342 Rev. ** 11 AN6077 // setup GPIF transaction count SYNCDELAY;
February 19, 2008 Document No. 001-15342 Rev. ** 12 AN6077 // RDY0=1, when peripheral is "not empty"// drive FIFOADDR lines
February 19, 2008 Document No. 001-15342 Rev. ** 13 AN6077 }BOOL TD_Suspend( void ) { // Called before the device goes into suspend mode
February 19, 2008 Document No. 001-15342 Rev. ** 14 AN6077{ // Called when a Set Interface command is received EP0BUF[ 0 ] = AlternateSetting;
February 19, 2008 Document No. 001-15342 Rev. ** 15 AN6077 EZUSB_IRQ_CLEAR( ); USBIRQ = bmURES; // Clear URES IRQ}void ISR_Susp( void ) i
February 19, 2008 Document No. 001-15342 Rev. ** 16 AN6077}void ISR_Ep1pingnak( void ) interrupt 0{}void ISR_Ep2pingnak( void ) interrupt 0{}void I
February 19, 2008 Document No. 001-15342 Rev. ** 17 AN6077}void ISR_Ep8fflag( void ) interrupt 0{}void ISR_GpifComplete( void ) interrupt 0{}void I
February 19, 2008 Document No. 001-15342 Rev. ** 18 AN6077 // PINFLAGSxx EPxFIFOIRQ // EPxFIFOIE GPIFIRQ // GPIFIE GPIFAD
February 19, 2008 Document No. 001-15342 Rev. ** 19 AN6077 EP2FIFOCFG = 0x10; // AUTOOUT=1, WORDWIDE=0 SYNCDELAY; EP6FIFOCFG = 0x0C
February 19, 2008 Document No. 001-15342 Rev. ** 2 AN6077GPIF Master Pin DescriptionsThe GPIF pin names, descriptions, and their uses are dis-cusse
February 19, 2008 Document No. 001-15342 Rev. ** 20 AN6077 EP0BUF[ 0 ] = Configuration; EP0BCH = 0; EP0BCL = 1; return(TRUE); // H
February 19, 2008 Document No. 001-15342 Rev. ** 21 AN6077 USBIRQ = bmSOF; // Clear SOF IRQ}void ISR_Ures( void ) interrupt 0{ if ( EZUS
February 19, 2008 Document No. 001-15342 Rev. ** 22 AN6077}void ISR_Ep4inout( void ) interrupt 0{}void ISR_Ep6inout( void ) interrupt 0{}void ISR_E
AN6077Cypress Semiconductor198 Champion CourtSan Jose, CA 95134-1709Phone: 408-943-2600Fax: 408-943-4730http://www.cypress.com© Cypress Semiconductor
February 19, 2008 Document No. 001-15342 Rev. ** 3 AN6077Figure 2 shows the GPIF Designer view of the FIFO Readwaveform.FIFOWRWhen creating the FIF
February 19, 2008 Document No. 001-15342 Rev. ** 4 AN6077Figure 4. FIFO Read Waveform in gpif.cFigure 5. FIFO Write Waveform in gpif.c8051 Firmwa
February 19, 2008 Document No. 001-15342 Rev. ** 5 AN6077The firmware uses the AUTO mode for both IN and OUTtransfers. This means that the maximum
February 19, 2008 Document No. 001-15342 Rev. ** 6 AN6077 IOA = 0x80; xFIFOTC_OUT = ( ( EP2FIFOBCH << 8 ) + EP2FIFOBCL );
February 19, 2008 Document No. 001-15342 Rev. ** 7 AN6077 if( EP68FIFOFLGS & 0x01 ) { // EP6FF=1, when fifo "full"
February 19, 2008 Document No. 001-15342 Rev. ** 8 AN6077Code Listing for Master Side#pragma NOIV // Do not generate interrupt v
February 19, 2008 Document No. 001-15342 Rev. ** 9 AN6077 // EP4 and EP8 are not used in this implementation SYNCDELAY; // E
Komentarze do niniejszej Instrukcji